While the selection of new "backbone" device structure in the era of post-planar CMOS is open to a few candidates, FinFET and its variants show great potential in scalability and manufacturability for nanoscale CMOS. In this paper we report the design, fabrication, performance, and integration issues of double-gate FinFET with the physical gate length being aggressively shrunk down to IOnm and the fin width down to 12nm. These MOSFETs are believed to be the smallest double-gate transistors ever fabricated. Excellent short-channel performance is observed in devices with a wide range of gate lengths (10-105nm). The subthreshold slopes of the lOnm gate length FinFETs are 12SmV/dec for n-FET and IOlmVidec for p-FET, respectively. The DIBL's are 7 l m V N for n-FET and I20mViV for p-FET, respectively. At 5Snm gate length, the subthreshold slopes are 64mVldec for n-FET and 68mVidec for p-FET, which is very close to the ideal MOSFET behavior (at room temperature). The DIBL's are 1 lmV/V for n-FET and 27mV/V for p-FET. respectively. All measurements were performed at a supply voltage of 1.2V. The observed short-channel behavior outperforms any repotted single-gate silicon MOSFETs. Due to the (110) channel crystal orientation, hole mobility in the fabricated p-channel FinFET remarkably exceeds that in a traditional planar MOSFET. At 105nm gate length, pchannel FinFET shows a record-high transconductance of 633pS/pm at a Vdd of 1.2V. At extremely small gate lengths, parasitic Rsd in the narrow fin (proportionally scaled with L,) influences the device performance. Working CMOS FinFET inverters are also demonstrated.
Introduction
Si CMOS has been the main stream IC fabrication technology for three decades. In the last few years, the industry has witnessed a striking progress in downsizing the planar CMOS. Despite many fabrication challenges, 15nm physical gate length bulk MOSFETs have been recently demonstrated. However, scaling planar CMOS to IOnmand-below would be exceptionally difficult, if not completely impossible, due to electrostatics, excessive leakages, mobility degradation, and many realistic fabrication issues. Particularly, control of leakage (hence power) in a nanoscale transistor would be critical to highperformance chips such as microprocessors.
Non-planar MOSFETs provide potential advantages in packing density, carrier transport, and device scalability. Double-gate and surround-gate MOSFETs have been researched for a decade, they were not seriously considered by the industry due to their complicated fabrication process.
These structures have regained attentions in deep-subIOOnm CMOS due to many scaling limits associated with the planar CMOS. While a dozen of device structures have been invented in the last 5-6 years, the industry's focus has been pointing to FinFET, a double-gate device proposed in 1999 [I] (initially named folded-channel FET [2]), due to its quasi-planar structure and relatively simple fabrication. Figure 2 is the layout design of a FinFET with single-fin structure. Multiple-fin devices were also fabricated in this experiment. A major distinction between a FinFET and a traditional planar FET is an appreciably narrowed active region (tin). Reduction of the fin width (i.e., body thickness), Ten, is important to the scaling of double-gate FinFET. In addition, the overlay of the gate to the active layer should be effectively controlled to reduce the transistor performance variation.
The FinFETs were fabricated on bonded SO1 wafers with a modified planar CMOS process. Dual doped (n'ip') poly-Si gates were used as gate electrodes. The poly-Si gates were doped by ion implantations and subsequently activated with RTA. 193nm and 248nm wavelength optical lithography were used to pattern the Si fin and the gate, respectively. A pattern reduction technique was able to produce both fin width and gate length down to sub-l0nm dimensions. A nitrided oxide with 17A physical thickness was used as the gate insulator. Other process features include low-temperature sourceidrain annealing, Nisi, and Cu metalization. The CMOS FinFET inverters (built from multiple-fin transistors) were also fabricated. The conducting channels were formed on the two vertical sidewalls of the silicon fin, which are in the ( I IO) crystal orientation. This channel crystal orientation is different from that in a conventional planar CMOS device, which is (100). A thin sacrificial oxide was formed and later stripped completely to remove the Si surface damage caused during the plasma etching of the fin stack. A thin insulating cap layer is retained on top ofthe Si fin.
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0-7803-7462-U02/$17.M 02002 IEEE Device Characteristics A. Scaling Performance Figure 3 is the TEM of a FinFET with a IOnm-long poly-Si gate. Nisi was formed on top of the poly-Si gate electrode. Figure 4 is the TEM of a narrow Si fin etched from the SO1 wafer. Figure 5 is the Id-Vd characteristics of the 1 Onm gate length CMOS FinFETs. The drive currents are 446pAipm for n-channel FinFET and 356pAipm for pchannel FinFET, both measured at a gate over-drive of IV and a Vdd of 1.2V. All the currents are normalized by two times the tin height (i.e., the total channel width of a double-gate device). A large Vdd is selected due to the thick gate oxide used. Figure 6 is the subthreshold Id-V, behavior for the same devices. In this experiment the threshold voltages are shifted from the desired values due to the use of poly-Si gate and lightly doped channels. The threshold voltage can be fixed by proper channel implant and/or using alternative gate materials with appropriate workfunction. Figure 7 is the gate C-V characteristics measured from a multiple-fin device with large gate area (1Ox10pm').
At lOnm gate length, the sub-threshold slopes are 125mVidec for n-channel FinFET and IOlmVidec for pchannel FinFET, respectively. The DIBL's are 7 l m V N for n-channel FinFET and I20mVIV for p-channel FinFET, respectively. Despite the relatively thick fin body used (17-26nm), the good short-channel performance is observed because of the dual gate control and the significant grading of the sourceidrain junction. A largely graded sourceidrain junction helps reducing the electrical coupling from the drain biasing, relaxing the strict requirement on fin width scaling. Figure 8 shows the subthreshold slopes and DIBL's measured from a group of FinFETs with different gate lengths but the same tin width. Figure 9 is the TEM of a 12nm-wide silicon fin (patterned by optical lithography). The fin aspect ratio is determined by circuit design and fabrication considerations as illustrated in Figure IO . The short-channel performance of the FinFET could be further improved by reducing the tin width. However, this introduces a large parasitic sourceldrain resistance, degrading the device drive current.
With a wide fin (hence less parasitics), FinFETs with longer channel show good DC performance (Figure 11-12 ), In particular, the peak transconductance (at Vdd =1.2V) of the p-channel FinFET is very high (633pSipm) measured from a device with 105nm gate length (Figure 13 ), which is consistent with the large hole mobility observed. While the electron mobility in a (1 IO) FinFET channel is decreased as compared with that in a (100) channel (conventional planar FET) (Figure 14) , the hole mobility in a (110) FinFET channel is remarkably improved from that in a (100) channel (Figure 15 ). Hole mobility in a p-channel FinFET is roughly 100% higher than that in a planar FET (measured at the same gate overdrive of 0 . W ) due to the significantly reduced vertical electric field in the inversion layer and the different channel crystal orientation. Both conditions of sacrificial oxidation resulted in comparable mobility, suggesting that a clean gate oxide interface can be obtained with a sacrificial oxidation of 50A (Figure 16 ). The direct tunneling leakage through thin gate oxide (formed on sidewalls ofthe etched silicon) in the FinFET is comparable to what was measured in a planar FET with the same gate oxide physical thickness (Figure 17 ). Figure 18 shows the intrinsic gate delay (CV/I) of the fabricated CMOS FinFETs as compared with that of the published planar devices. Gate delays of 0 . 3 4~s for n-FET and 0 . 4 3~s for p-FET, respectively, were achieved for the lOnm gate length FinFETs at Vdd=1.2V. Figure 19 is the schematic layout of a FinFET CMOS inverter with multiple-fin device configuration. Figure 20 is the voltage transfer characteristic measured from the fabricated CMOS FinFET inverter at a supply voltage of IV. Summary Double-gate CMOS FinFETs were fabricated with the smallest physical gate length ever reported. With the demonstrated scalability and potential performance benefit (under the penalty of adding some fabrication complexity to the existing planar process), the FinFET would be a strong competitor or successor to classical CMOS. While a few non-show-stopper issues (e.g., gate material engineering and parasitics reduction) need to be addressed, the FinFET is promising for the extremely scaled CMOS in which the packing density, scalability, performance, and power dissipation would be among the vital challenges. 
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